Hardware-Software Co-Design for Float16 On-Device Training on RISC-V Single-Core